 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| to learn more about on semiconductor, please visit our website at www.onsemi.com please note: as part of the fairchild semiconductor integration, some of the fairchild orderable part numbers will need to change in order to meet on semiconductors system requirements. since the on semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the fairchild part numbers will be changed to a dash (-). this document may contain device numbers with an underscore (_). please check the on semiconductor website to verify the updated device numbers. the most current and up-to-date ordering information can be found at www.onsemi.com . please email any questions regarding the system integration to fairchild_questions@onsemi.com . is now part of on semiconductor and the on semiconductor logo are trademarks of semiconductor components industries, llc dba on semiconductor or its subsidiaries in the united states and/or other countries. on semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. a listing of on semiconductors product/patent coverage may be accessed at www.onsemi.com/site/pdf/patent-marking.pdf. on semiconductor reserves the right to make changes without further notice to any products herein. on semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does on semiconductor assume any liability arising out of the application or use of any product or circuit, and specifcally disclaims any and all liability, including without limitation special, consequential or incidental damages. buyer is responsible for its products and applications using on semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by on semiconductor. typical parameters which may be provided in on semiconductor data sheets and/or specifcations can and do vary in different applications and actual performance may vary over time. all operating parameters, including typicals must be validated for each customer application by customers technical experts. on semiconductor does not convey any license under its patent rights nor the rights of others. on semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any fda class 3 medical devices or medical devices with a same or similar classifcation in a foreign jurisdiction or any devices intended for implantation in the human body. should buyer purchase or use on semiconductor products for any such unintended or unauthorized application, buyer shall indemnify and hold on semiconductor and its offcers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that on semiconductor was negligent regarding the design or manufacture of the part. on semiconductor is an equal opportunity/affrmative action employer. this literature is subject to all applicable copyright laws and is not for resale in any manner.
october 2015 ? 20 15 f airchild semiconductor corporation www.fairchildsemi.com FL7921R ? rev. 1 . 1 f l7921r in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller fl 7 921r integrated critical - mode pfc and quasi - resonant current - mo de pwm lighting controller features ? integrated pfc and flyback controller ? critical - mode pfc controller ? zero - current detection for pfc stage ? quasi - resonant operation for pwm stage ? internal minimum t off 8 s for qr pwm stage ? internal 10 ms soft - start for pwm ? brownout protection ? high / low line over - power compensation ? auto recovery over - current protection ? auto recovery open - loop protection ? auto recovery over - temperature protection ? adjustable over - temperature with external ntc through the rt pin ? auto recovery vdd pin and output voltage ovp applications ? medium to high power led lighting driver application description the highly integrated FL7921R combines a power factor correction (pfc) controller and a quasi - resonant pwm controller. integration provides cost - effect design and allows for fewer external components. for pfc, FL7921R uses a controlled on - time technique to provide a regulated dc output voltage and to perform natural power factor correction. an innovative thd optimizer reduces input current distortion at zero - crossing duration to imp rove thd performance. the pfc function is always on regardless of the pwm stage load condition to ensure that high pf can be achieved at light load condition. for pwm, FL7921R provides several functions to enhance power system performance: valley detection, green - mode operation, high / low line over - power compensation. protection functions include secondary - side open - loop and over - current with auto - recovery prot ection, external recovery triggering, adjustable over - temperature protection through the rt pin and external ntc resistor, internal over - temperature shutdown, vdd pin ovp, det pin over - voltage for output ovp, and brown - in / out for ac input voltage uvp. all protections are auto recovery mode except pwm current sense pin open protection . the FL7921R controller is available in a 16 - pin, small - outline package (sop). ordering information part number protection mode operating temperature range package packing method fl 7 921r mx recovery - 40 c to + 1 2 5 c 16 - pin, small - outline package (sop) tape & reel ? 20 15 f airchild semiconductor corporation www.fairchildsemi.com FL7921R ? rev. 1 . 1 2 f l7921r in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller application diagram figure 1. typical application + - v o r a n g e 1 2 3 4 5 6 7 8 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 c o m p i n v c s p f c c s p w m o p f c v d d o p w m h v n c z c d v i n r t f b d e t g n d n t c n b o o s t n c z d r c z d r h v r v i n 2 c d d 1 c d d 2 c i n f 2 r g 1 r g 2 r c s 1 c c o m p q p f c r c l a m p c c l a m p r d e t 1 r d e t 2 r r t c r t c f b n p n s n a r c s 2 b c m b o o s t p f c q u a s i - r e s o n a n t f l y b a c k c p f c _ v o q p w m f l 7 9 2 1 r r i n v 1 r i n v 2 r r a n g e v a c c i n f 1 c v i n r v i n 1 ? 20 15 f airchild semiconductor corporation www.fairchildsemi.com FL7921R ? rev. 1 . 1 3 f l7921r in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller internal block diagram figure 2. functional block diagram c s p w m 2 1 6 7 3 4 1 1 5 1 0 9 1 2 1 3 1 8 6 1 4 2 . 5 v i n v 2 . 3 5 v c o m p 0 . 4 5 v c s p f c b l a n k i n g c i r c u i t 0 . 8 2 v s a w t o o t h g e n e r a t o r / t o n - m a x t h d o p t i m i z e r m u l t i - v e c t o r a m p . z c d o p f c d r v d r v g n d 1 0 v 2 . 1 v / 1 . 7 5 v i n h i b i t t i m e r p f c z e r o c u r r e n t d e t e c t o r v d d t w o s t e p s u v l o 1 8 v / 1 0 v / 7 . 5 v i n t e r n a l b i a s r e c o v e r y o v p u v p d i s a b l e f u n c t i o n 0 . 2 v r e s t a r t e r p f c c u r r e n t l i m i t 1 5 . 5 v l a t c h e d o r r e c o v e r y 1 7 . 5 v o p w m d e t f b r t v i n h v r a n g e i h v d e b o u n c e 1 0 0 m s 2 . 1 v / 2 . 4 5 v p f c r a n g e c c o n t r o l 1 v / 1 . 3 v 2 . 7 5 v 2 . 6 5 v 2 . 7 5 v r a n g e 2 . 9 v r a n g e 4 . 2 v 2 r r d e b o u n c e t i m e 1 0 0 a s o f t - s t a r t 1 0 m s p w m c u r r e n t l i m i t i n t e r n a l o t p r e c o v e r y 1 1 0 s 1 0 m s 0 . 8 v 0 . 5 v i r t p r o g . o t p / e x t e r n a l l y t r i g g e r i n g b l a n k i n g c i r c u i t b r o w n o u t q q s e t c l r s r q q s e t c l r s r v b & c l a m p v c o m p t o 1 . 6 v f b o l p t i m e r 5 0 m s v b o v e r 0 p o w e r c o m p e n s a t i o n s t a r t e r 2 . 2 5 m s 2 8 s 1 5 n c 2 4 v o v p 1 . 2 v v i n v s t a r t u p s / h t o f f - m i n ( 8 s / 3 7 s / 2 . 2 5 m s ) d e t o v p 2 . 5 v t o f f b l a n k i n g ( 4 s ) v d e t v a l l e y d e t e c t o r i d e t 1 s t v a l l e y t o f f - m i n + 9 s d e b o u n c e 1 0 0 m s b r o w n o u t c o m p a r a t o r r e c o v e r y o u t p u t o p e n - l o o p ( f b p i n ) o u t p u t s h o r t c i r c u i t ( f b p i n ) d e b o u n c e 7 0 s d e t p i n o v p v d d p i n o v p o u t p u t o v e r p o w e r / o v e r l o a d ( f b p i n ) r e c o v e r y r e c o v e r y 2 . 1 v i z c d 1 v r e c o v e r y l a t c h e d o r r e c o v e r y 3 v l a t c h e d c s o v p r t p i n p r o g o t p r t p i n e x t e r n a l l y t r i g g e r i n g i d e t ? 20 15 f airchild semiconductor corporation www.fairchildsemi.com FL7921R ? rev. 1 . 1 4 f l7921r in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller marking information figure 3. marking diagram pin configuration figure 4. pin configuration pin definitions pin # name description 1 range range pins impedance changes according to the vin pin voltage level. when the input voltage detected by the vin pin is lower than a threshold voltage, it sets to high impedance; whereas it sets to low impedance if input voltage is at a high level. 2 comp output pin of the error amplifier. its a tran s - conductance - type error amplifier for pfc output voltage feedback. proprietary multi - vector current is built - in to this amplifier . t herefore, the compensation for pfc voltage feedback loop allows a simple com pensation circuit between this pin and gnd. 3 inv inverting input of the error amplifier. this pin is used to receive pfc voltage level by a voltage divider and provides pfc output over - and under - voltage protections. 4 cspfc input to the pfc over - curren t protection comparator that provides cycle - by - cycle current limiting protection. when the sensed voltage across the pfc current - sensing resistor reaches the internal threshold (0. 82 v typical), the pfc switch is turned off to activate cycle - by - cycle current limiting. 5 cspwm input to the comparator of the pwm over - current protection and performs pwm current - mode control with fb pin voltage. a resistor is used to sense the switching current of the pwm switch and the sensing voltage is applied to the cspwm pin for the cycle - by - c ycle current limit, current - mode control, and high / low line over - power compensation according to the det pin source current during pwm t on time. continued on the following page 1 - f a i r c h i l d l o g o z - p l a n t c o d e x - 1 - d i g i t y e a r c o d e y - 1 - d i g i t w e e k c o d e t t C d i e - r u n c o d e t - p a c k a g e t y p e ( m = s o p ) m - m a n u f a c t u r e f l o w c o d e 1 6 z x y t t f l 7 9 2 1 r t m g n d d e t f b r t v i n z c d n c h v o p w m v d d o p f c c s p w m c s p f c i n v c o m p r a n g e 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 ? 20 15 f airchild semiconductor corporation www.fairchildsemi.com FL7921R ? rev. 1 . 1 5 f l7921r in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller pin definitions (continued) pin # name description 6 opfc totem - pole driver output to drive the external power mosfet. the clamped gate output voltage is 15. 5 v. 7 vdd power supply. the threshold voltages for startup and turn - off are 18 v and 7. 5 v, respectively. the startup current is less than 30 a and the operating current is lower than 10 ma. 8 opwm totem - pole output generates the pwm signal to drive the external power mosfet. the clamped gate output voltage is 17. 5 v. 9 gnd the power ground and signal ground. 10 det this pin is connected to an auxiliary winding of the pwm transformer through a resistor divider for the following purposes: ? producing an offset voltage to compensate the threshold voltage of pwm current limit for providing over - power compensation. the offset is generated in accordance with the input voltage when the pwm switch is on. ? detecting the valley voltage signal of drain voltage of the pwm switch to achieve the valley voltage switching and minimize the switching loss on the pwm switch. ? providing output over - voltage pro tection. a voltage comparator is built - in to the det pin. the det pin detects the flat voltage through a voltage divider paralleled with auxiliary winding. this flat voltage is reflected to the secondary winding during pwm inductor discharge time. if outpu t ovp and this flat voltage is higher than 2. 5 v, the controller enters auto recovery mode. 11 fb feedback voltage pin. this pin is used to receive the output voltage / current level signal to determine pwm gate duty for regulating output voltage / current . the fb pin voltage can also activate open - loop, overload, and output - short circuit protection if the fb pin voltage is higher than a threshold of around 4. 2 v for more than 50 ms. the input impedance of this pin is a 5 k equivalent resistance. a one - third attenuator is connected between the fb pin and the input of the cspwm/fb comparator. 12 rt adjustable over - temperature protection. a constant current is flowed out of the rt pin. when the rt pin voltage is lower than 0. 8 v (typical), the controller stops all pfc and pwm switching operation and enters auto recovery protection mode. 13 vin line - voltage detection for brown - in / out protections. this pin can receive the ac input voltage level through a voltage divider. the vo ltage level of the vin pin is not only used to control range pins status; (zcd) can also perform brown - in / out protection for ac input voltage uvp. 14 zcd zero - current detection for the pfc stage. this pin is connected to an auxiliary winding coupled to pfc inductor winding to detect the zcd voltage signal once the pfc inductor current discharges to zero. when the zcd voltage signal is detected, the controller starts a new pfc switching cycle. when the zcd pin voltage is pulled to under 0. 2 v (typical), it disables the pfc stage and the controller stops pfc switching. this can be achieved with an external circuit if disabling the pfc stage is desired. 15 nc no connection 16 hv high - voltage startup. hv pin is connected to the ac line voltage through a resistor 100 k ? ? typical) for providing a high charging current to v dd capacitor. ? 20 15 f airchild semiconductor corporation www.fairchildsemi.com FL7921R ? rev. 1 . 1 6 f l7921r in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller absolute maximum ratings stresses exceeding the absolute maximum ratings may damage the device. the device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. in addition, extended exposure to stres ses above the recommended operating conditions may affect device reliability. the absolute maximum ratings are stress ratings only. symbol parameter min. max. unit v dd dc supply voltage 25 v v h v hv pin voltage 500 v v h opfc, opwm pin voltage - 0.3 25.0 v v l other pins (inv, comp, cspfc, det, fb, cspwm, rt) - 0.3 7.0 v v zcd input voltage to zcd pin - 0.3 12.0 v p d power dissipation 800 mw ? ja thermal resistance (junction - to - air) 104 c /w ? j c thermal resistance (junction - to - case) 41 c /w t j operating junction temperature - 40 +150 c t stg storage temperature range - 55 +150 c t l lead temperature (soldering 10 seconds) +260 c esd human body model, jesd22 - a114 (all pins except hv pin) ( 3 ) 5 k v charged device model, jesd22 - c101 (all pins except hv pin) ( 3 ) 2 notes: 1. stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. 2. all voltage values, except differential voltages, are given with respect to gnd pin. 3. all pins including hv pin: cdm=0.5 kv, hbm=1 kv . ? 20 15 f airchild semiconductor corporation www.fairchildsemi.com FL7921R ? rev. 1 . 1 7 f l7921r in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller electrical characteristics v dd =15 v , t j = - 40c ~ 1 2 5 c , unless otherwise specified . symbol parameter conditions min. typ. max. unit v dd section v op continuously operating voltage 25 v v dd - on turn - on threshold voltage 16.5 18.0 19.5 v v dd - pwm - off pwm - off threshold voltage 9 10 11 v v dd - off turn - off threshold voltage t a =25c 6.5 7.5 8.5 v i dd - st startup current v dd =v dd - on - 0. 16 v, gate open 20 30 a i dd - op operating current v dd =15 v; opfc, opwm= 100 k hz; c l - pfc , c l - pwm = 2 nf 10 ma i dd - green green - mode operating supply current (average) v dd =15 v, opwm= 450 hz, c l - pwm = 2 nf 5.5 ma i dd - pwm - off operating current at pwm - off phase v dd =v dd - pwm - off - 0. 5 v 70 120 170 a v dd - ovp v dd over - voltage protection ( auto r ecovery) 23 24 25 v t vdd - ovp v dd ovp de - bounce time 100 150 200 s i dd - latch cspwm pin open protection latch - up holding current v dd =7. 5 v 120 a hv startup current source section v hv - min minimum startup voltage on hv pin 50 v i hv supply current drawn from hv pin v ac = 90 v (v dc = 120 v), v dd = 0 v 1.3 ma hv=500 v, v dd = v dd - off + 1 v 1 a vin and range section v vin - uvp threshold voltage for ac input under - voltage protection 0.95 1.00 1.05 v v vin - re - uvp under - voltage protection reset voltage (for startup) v vin - uvp +0.25 v v vin - uvp +0.30 v v vin - uvp +0.35 v v t vin - uvp under - voltage protection debounce time (no need at startup and hiccup mode) 70 100 130 ms v vin - range - h high v vin threshold for range comparator 2.40 2.45 2.50 v v vin - range - l low v vin threshold for range comparator 2.05 2.10 2.15 v t range range enable / disable debounce time 70 100 130 ms v range - ol output low voltage of range pin i o = 1 ma 0.5 v i range - oh output high leakage current of range pin range= 5 v 20 0 na t on - max - pfc pfc maximum on - time 22 25 28 s continued on the following page ? 20 15 f airchild semiconductor corporation www.fairchildsemi.com FL7921R ? rev. 1 . 1 8 f l7921r in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller electrical characteristics (continued) v dd =15 v , t j = - 40c ~ 1 2 5 c , unless otherwise specified . symbol parameter conditions min. typ. max. unit pfc stage voltage error amplifier section gm transconductance ( 4 ) 100 125 150 mho v ref feedback comparator reference voltage 2.465 2.500 2.535 v v inv - h clamp high feedback voltage range=open 2.70 2.75 2.80 v range=ground 2.60 2.65 2.70 v ratio clamp high output voltage ratio ( 4 ) v invh / v ref , range=open 1.06 1.14 v/v v invh / v ref , range=ground 1.04 1.08 v inv - l clamp low feedback voltage 2.25 2.35 2.45 v v inv - ovp over - voltage protection for inv input range=open 2.90 2.95 v range=ground 2.75 2.80 t inv - ovp over - voltage protection debounce time 50 70 90 s v inv - uvp under - voltage protection for inv input 0.35 0.45 0.55 v t inv - uvp under - voltage protection debounce time 50 70 90 s v inv - bo pwm and pfc off threshold for brownout protection 1.15 1.20 1.25 v v comp - bo limited voltage on comp pin for brownout protection 1.55 1.60 1.65 v v comp comparator output high voltage t a =25c 4.8 6.0 v v oz zero duty cycle voltage on comp pin 1.10 1.25 1.40 v i comp comparator output source current v inv =2. 3 v, v comp =1. 5 v 15 30 45 a v inv =1. 5 v , t a =25c 0.50 0.75 1.00 ma comparator output sink current range=open, v inv =2. 75 v, v comp = 5 v , t a =25c 20 30 40 a range=ground, v inv =2. 65 v, v comp = 5 v 20 30 40 pfc current - sense section v cspfc threshold voltage for peak current cycle - by - cycle limit v comp = 5 v 0.82 v t pd propagation delay 110 200 ns t bnk leading - edge blanking time 110 180 250 ns a v cspfc compensation ratio for thd 0.90 0.95 1.00 v/v continued on the following page ? 20 15 f airchild semiconductor corporation www.fairchildsemi.com FL7921R ? rev. 1 . 1 9 f l7921r in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller electrical characteristics (continued) v dd =15 v , t j = - 40c ~ 1 2 5 c , unless otherwise specified . symbol parameter conditions min. typ. max. unit pfc output section v z pfc gate output clamping voltage v dd = 25 v 14.0 15.5 17.0 v v ol pfc gate output voltage low v dd = 15 v, i o = 100 ma 1.5 v v oh pfc gate output voltage high v dd = 15 v, i o = 100 ma 8 v t r pfc gate output rising time v dd = 12 v, c l = 3 nf, 20~80% 30 65 100 ns t f pfc gate output falling time v dd =12 v, c l =3 nf, 80~20% 30 50 70 ns pfc zero - current detection section v zcd input threshold voltage rising edge v zcd increasing 1.9 2.1 2.3 v v zcd - hyst threshold voltage hysteresis v zcd decreasing 0.25 0.35 0.45 v v zcd - high upper clamp voltage i zcd =3 ma 8 10 v v zcd - low lower clamp voltage 0.40 0.65 0.90 v v zcd - ssc starting source current threshold voltage 1.3 1.4 1.5 v t delay maximum delay from zcd to output turn - on v comp =5 v, f s =60 k hz 5 0 200 ns t restart - pfc restart time 300 500 700 s t inhib inhibit time (maximum switching frequency limit) v comp =5 v 1.5 2.5 3.5 s v zcd - dis pfc enable / disable function threshold voltage 0.1 4 0.20 0.26 v t zcd - dis pfc enable / disable function debounce time v zcd =100 mv 100 150 200 s pwm stage feedback input section a v input - voltage to current - sense attenuation ( 4 ) a v = cspwm / fb , 0 ? 20 15 fairchild semiconductor corporation www.fairchildsemi.com FL7921R ? 5 h y 1.1 10 f l7921r 2 in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller electrical characteristics (continued) v dd =15 v , t j =-40c ~125c , unless otherwise specified. symbol parameter conditions min. typ. max. unit det pin ovp and valley detection section v det - ovp comparator reference voltage 2.45 2.50 2.55 v av open - loop gain ( 4 ) 60 db b w gain bandwidth ( 4 ) 1 mhz t det - ovp output ovp ( a uto r ecovery ) debounce time 100 150 200 s i det - source maximum source current v det = 0 v 1 ma v det - low lower clamp voltage i det = 1 ma - 0.5 - 0.3 - 0. 1 v t valley - delay delay from valley signal detected to output turn - on ( 4 ) 150 200 250 ns t off - bnk leading - edge blanking time for det - ovp (2.5 v) and valley signal when pwm mos fet turns off ( 4 ) 3 4 5 s t time - out time - out after t off - min 8 9 10 s pwm oscillator section t on - max - pwm maximum on time 38 45 52 s t off - min minimum off - time v fb ? v n , t a =25c 7 8 9 s v fb = v g 32 37 42 v n beginning of green - on mode at fb voltage level t a =25c 1.95 2.10 2.25 v v g beginning of green - off mode at fb voltage level t a =25c 1.00 1.15 1.30 v ? 9 g hysteresis for beginning of green - off mode at fb voltage level 0.1 v t starter - pwm start timer (time - out timer) v fb g , t a =25c 1.85 2.25 2.65 ms v fb z v fb - olp , t a =25c 22 28 34 s pwm output section v clamp pwm gate output clamping voltage v dd = 25 v 16.0 17.5 19.0 v v ol pwm gate output voltage low v dd = 15 v, i o = 100 ma 1.5 v v oh pwm gate output voltage high v dd = 15 v, i o = 100 ma 8 v t r pwm gate output rising time c l = 3 nf, v dd = 12 v, 20~80% 80 110 ns t f pwm gate output falling time c l = 3 nf, v dd = 12 v, 20~80% 40 70 ns & r q w l q x h g r q w k h i r o o r z l q j s d j h ? ? 20 15 fairchild semiconductor corporation www.fairchildsemi.com FL7921R ? 5 h y 1.1 11 f l7921r 2 in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller electrical characteristics (continued) v dd =15 v , t j =-40c ~125c , unless otherwise specified. symbol parameter conditions min. typ. max. unit current sense section t pd delay to output 150 200 ns v limit limit voltage on cspwm pin for over - power compensation i det x 75 a, t a =25c 0.81 0.84 0.87 v i det = 185 a, t a =25c 0.69 0.72 0.75 i det = 350 a, t a =25c 0.55 0.58 0.61 v slope slope compensation ( 4 ) t on = 45 s, range=open 0.25 0.30 0.35 v t on = 0 s 0.05 0.10 0.15 t on - bnk leading - edge blanking time 300 ns v cs - floating cspwm pin floating v cspwm clamped high voltage cspwm pin floating 4.5 5.0 v v cs - ov cspwm pin open protection ( 4 ) 3 v t cs - h delay with cs pwm pin floating cspwm pin floating 100 150 200 s rt pin over - temperature protection section t otp internal threshold temperature for otp ( 4 ) 125 140 155 c t otp - hyst hysteresis temperature for internal otp ( 4 ) 30 c i rt internal source current of rt pin 90 100 110 a v rt - rec auto r ecovery - mode triggering voltage 0.75 0.80 0.85 v v rt - re - rec auto r ecovery - mode release voltage v rt - rec +0.15 v rt - rec +0.20 v rt - rec +0.25 v v rt - otp - level threshold voltage for two - level debounce time 0.45 0.50 0.55 v t rt - otp - h debounce time for otp 10 ms t rt - otp - l debounce time for externally triggering v rt ? 20 15 fairchild semiconductor corporation www.fairchildsemi.com FL7921R ? 5 h y 1.1 13 f l7921r 2 in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller typical performance characteristics (continued) these characteristic graphs are normalized at t a =25c. figure 13. pfc maximum on - time figure 14. pfc peak current limit voltage figure 15. pwm gate output clamping voltage figure 16. pwm maximum on - time figure 17. beginning of green - on mode at v fb figure 18. beginning of green - off mode at v fb figure 19. pwm minimum off - time for v fb > v n figure 20. pwm minimum off - time for v fb =v g 22 23 24 25 26 27 28 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 t on - max - pfc ( p s) temperature ( w ) 0.7 0.75 0.8 0.85 0.9 0.95 1 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 v cspfc (v) temperature ( w ) 16 16.5 17 17.5 18 18.5 19 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 v clamp (v) temperature ( w ) 30 35 40 45 50 55 60 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 t on - max - pwm ( p s) temperature ( w ) 1.6 1.8 2 2.2 2.4 2.6 2.8 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 v n (v) temperature ( w ) 1 1.1 1.2 1.3 1.4 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 v g (v) temperature ( w ) 2 4 6 8 10 12 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 t off - min ( p s) temperature ( w ) 31 33 35 37 39 41 43 45 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 t off - min ( p s) temperature ( w ) ? 20 15 fairchild semiconductor corporation www.fairchildsemi.com FL7921R ? 5 h y 1.1 14 f l7921r 2 in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller typical performance characteristics (continued) these characteristic graphs are normalized at t a =25c. figure 21. lower clamp voltage of det pin figure 22. reference voltage for output over - voltage protection of det pin figure 23. internal source current of rt pin figure 24. over - temperature protection threshold voltage of rt pin - 0.5 - 0.4 - 0.3 - 0.2 - 0.1 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 v det - low (v) temperature ( w ) 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 v det - ovp (v) temperature ( w ) 90 95 100 105 110 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 i rt ( p a) temperature ( w ) 0.5 0.6 0.7 0.8 0.9 1 - 40 - 25 - 10 5 20 35 50 65 80 95 110 125 v rt - rec (v) temperature ( w ) ? 20 15 fairchild semiconductor corporation www.fairchildsemi.com FL7921R ? 5 h y 1.1 15 f l7921r 2 in tegrated critical - mode pfc and quasi - resonant current - mode pwm lighting controller functional description pfc stage multi-vector error amplifier and thd optimizer for better dynamic performance, faster transient response, and precise clamping on pfc output, FL7921R uses a transconductance-type amplifier with proprietary multi-vector error amplifier. the schematic diagram of this amplifier is shown in figure 25 . the pfc output voltage is detected from the inv pin by an external resistor divider circuit that consists of r1 and r2. when pfc output variation voltage reaches 6 % over or under the reference voltage 2.5 v, the multi- vector error amplifier adjusts its output sink or source current to increase the loop response to simplify the compensated circuit. figure 25. multi-vector error amplifier the feedback voltage signal on the inv pin is compared with reference voltage 2.5 v, which makes the error amplifier source or sink current to charge or discharge its output capacitor c comp . the comp voltage is compared with the internally generated sawtooth waveform to determine the on-time of pfc gate. normally, with lower feedback loop bandwidth, the variation of the pfc gate on-time should be very small and almost constant within one input ac cycle. however, the power-factor-correction circuit operating a t light -load condition has a defect, zero-crossing distortion; which distorts input current and makes the v \ v w h p ? v 7 r w d o + d u p r q l f ' l v w r u w l r q 7 + ' z r u v h 7 r improve the result of thd at light-load condition, especially at high input voltage, an innovative thd optimizer is inserted by sampling the voltage across the current-sense resistor. this sampling voltage is added into the sawtooth waveform to modulate the on-time of pfc gate, so it is not constant on-time within a half ac cycle. the operation block between thd optimizer and pwm is shown in figure 26 . after thd optimizer processes, around the valley of ac input voltage, the compensated on-time becomes wider than the original. the pfc on-time, which is around the peak voltage, is narrowed by the thd optimizer. the timing sequences of the pfc mosfet and the shape of the inductor current are shown in figure 27 . figure 28 shows the difference between calculated fixed on -time mechanism and fixed on-time with thd optimizer during a half ac cycle. figure 26. multi-vector error amplifier with thd optimizer figure 27. operation waveforms of fixed on-time with and without thd optimizer figure 28. calculated waveforms of fixed on-time with and without thd optimizer during a half ac cycle c comp 3 2 fl7921 c o inv 2.5v 2.35v 2.65v error amplifier pfc v o comp r 1 r 2 4 3 2.5v inv pfc v o error amplifier v comp r s filp-flop cspfc pfc mos r s fl7921 sawtooth generator thd optimizer r 1 r 2 | + i l,avg (fixed on-time) i l,avg (with thd optimizer) on off gate signal with thd optimizer v comp sawtooth gate signal with fixed on-time 0 0.0014 0.0028 0.0042 0.0056 0.0069 0.0083 0 0.3 0.6 0.9 1.2 1.5 1.8 fixed on-time with thd optimizer fixed on time input current time (seconds) current (a) p o : 90w input voltage : 90vac pfc inductor : 460 ph cs resistor : 0.15 : www.fairchildsemi.com ? 2015 fairchild semiconductor corporation FL7921R ? rev. 1.1 16 f l7921r 2 integrated critical mode pfc and quasi - resonant flyback pwm lighting controller range pin a built-in low voltage mosfet can be turned on or off according to v vin voltage level. the drain pin of this internal mosfet is connected to the range pin. figure 29 shows the status curve of v vin voltage level and range impedance (open or ground). figure 29. hysteresis behavior between range pin and vin pin voltage zero-current detection (zcd pin) figure 30 shows the internal block of zero-current detection. the detection function is performed by sensing the information on an auxiliary winding of the pfc inductor. referring to figure 31 , when the pfc mosfet is off, the stored energy of the pfc inductor starts to release to the output load. then the drain voltage of pfc mosfet starts to decrease since the pfc inductor resonates with parasitic capacitance. once the zcd pin voltage is lower than the triggering voltage (1. 75 v typical), the pfc gate signal is sent again to start a new switching cycle. if pfc operation needs to be shut down due to abnormal conditions, pull the zcd pin low, to a voltage under 0.2 v (typical), to activate the pfc-disable function to stop pfc switching. for preventing excessive high-switching frequency at light load, a built-in inhibit timer is used to limit the minimum t off time. even if the zcd signal has been detected, the pfc gate signal is not sent during the inhibit time (2.5 s typical). figure 30. zero-current detection figure 31. operation waveforms of pfc zero-current detection protection for pfc stage pfc output voltage uvp and ovp (inv pin) FL7921R provides several kinds of protection for the pfc stage. pfc output over- and under-voltage are essential for the pfc stage. both are detected and determined by inv pin voltage, as shown in figure 32 . when the inv pin voltage is over 2. 75 v or under 0. 45 v due to overshoot or abnormal conditions and lasts for a de -bounce time around 70 s, the ovp or uvp circuit is activated to stop pfc switching operation immediately. the inv pin is not only used to receive and regulate pfc output voltage, but can also perform pfc output ovp/ uvp protection. for failure-mode test, this pin can shut down pfc switching if pin floating occurs . figure 32. pfc over-and under-voltage protection v vin range= ground v vin-range-l v vin-range-h range= open 5 10v 1.75v zcd fl7921 1:n v ac l b 1.4v pfc gate on 2.1v r s q pfc gate drive r s q r zcd 0.2v v zcd pfc gate v in,max pfcvo v ds 10v 2.1v 1.75v inhibit time t t t 1 v comp error amplifier comp fl7921 ovp = (v inv 2.75v) uvp = (v inv 0.45v) voltage detector inv c o pfc v o debounce time driver v ref (2.5v) c comp r 1 r 2 2 www.fairchildsemi.com ? 201 5 fairchild semiconductor corporation FL7921R ? rev. 1.1 17 f l7 921 r 2 integrated critical - mode pfc and quasi - resonant current - mode pwm controller pfc peak current limiting (cspfc pin) during pfc stage switching operation, the pfc switch current is detected by a curre nt -sense resistor on the cspfc pin and the detected voltage on this resistor is delivered to the input terminal of a comparator and compared with a threshold voltage of 0. 82 v (typical). once the cspfc pin voltage is higher than the threshold voltage, the pfc gate is turned off immediately. the pfc peak switching current is adjustable by the current-sense resistor. figure 33 shows the measured waveform of pfc gate and cspfc pin voltage. figure 33. cycle- by -cycle current limiting brown-in / out protection (vin pin) with ac voltage detection, FL7921R can perform brown-in / out protection (ac voltage uvp). figure 34 shows the key operation waveforms of brown-in / out protection. both use the vin pin to detect ac input voltage level and the vin pin is connected to ac input by a resistor divider (refer t o figure 1 ); therefore, the v vin voltage is proportional to the ac input voltage. when the ac voltage drops and v vin voltage is lower than 1 v for 100 ms, the uvp protection is activated and the comp pin voltage is clamped around 1.6 v. because pfc gate duty is determined by comparing the sawtooth waveform and comp pin voltage, lower comp voltage results in narrow pfc on-time, so that the energy converged is limited and the pfc output voltage decreases. when inv pin is lower than 1.2 v, FL7921R stops all pfc and pwm switching operation immediately until vdd voltage drops to turn-off voltage then rises to turn-on voltage again (uvlo). when the brownout protection is activated, all switching operation is turned off, and vdd voltage enters hiccup mode going up and down continuously. until v vin voltage is higher than 1.3 v (typical) and vdd reache s turn-on voltage again, the pwm and pfc gate is sent out. the measured waveforms of brown-in / out protection are shown in figure 35 . figure 34. operation waveforms of brown-in / out protection figure 35. measured waveform of brown-in / out protection opfc opwm ac input v dd v dd hiccup mode brown o ut brown - in opfc cspfc pfc mos current limit 0 . 82 v ac input opfc vin-uvp v vin v vin-re-uvp v 0v brownout protection opwm v inv 2.5v hiccup mode v inv-bo v comp 1.2v brownout protection debounce time 100ms 1.6v v comp-bo www.fairchildsemi.com ? 2015 fairchild semiconductor corporation FL7921R ? rev. 1.1 18 f l7921r integrated critical mode pfc and quasi - resonant flyback pwm lighting controller pwm stage hv startup and operating current (hv pin) the hv pin is connected to the ac line through a resistor (refer to figure 1 ). with a built-in high-voltage startup circuit, when ac voltage is applied to power system, FL7921R provides a high current to charge external v dd f d s d f l w r u w r u h g x f h w k h f r q w u r o o h u ? v v w d u w x s time and build up normal rated output voltage within three seconds. to save power consumption, after v dd voltage exceeds turn-on voltage and enters normal operation; this high-voltage startup circuit is shut down to avoid power loss from the startup resistor. figure 36 shows the characteristic curve of v dd voltage and operating current i dd . when v dd voltage is lower than v dd -pwm-off , FL7921R stops all switching operation and turns off some internal circuits to reduce operating current. by doing so, the period from v dd -pwm-off to v dd- off can be extended and the hiccup mode frequency can be decreased to reduce the input power in case of output short circuit. figure 37 shows the typical waveforms of vdd voltage and gate signal in hiccup mode. figure 36. v dd vs. i dd- op characteristic curve figure 37. typical waveform of v dd voltage and gate signal in hiccup mode green mode (fb pin) green mode is used to reduce power loss in the system (e.g. switching loss). an off-time modulation technique regulates switching frequency according to fb pin voltage. when output loading is decreased, fb voltage becomes lower due to secondary feedback movement and the t off-min is extended. after t off-min (determined by fb voltage), the internal valley-detection circuit is activated to detect the valley on the drain voltage of the pwm switch. when the valley signal is detected, FL7921R outputs pwm gate signal to turn on the switch and begin a new switching cycle. with green mode and valley detection at light-load condition; the power system can perform extended valley switching in dcm operation and can further reduce switching loss for better conversion efficiency. the fb pin voltage vs. t off-min time characteristic curve is shown in figure 38 . figure 38 shows, t off time narrowed to 2. 25 ms, which is around 440 hz switching frequency. figure 38. v fb vs. t off-min characteristic curve valley detection (det pin) when FL7921R operates in green mode, t off-min time is determined by the green-mode circuit, according to fb pin voltage level. after t off-min , the internal valley- detection circuit is activated. during the t off time of pwm switch, when transformer inductor current discharges to zero; the transformer inductor and parasitic capacitor of pwm switch start to resonate concurrently. when the drain voltage on the pwm switch falls, the voltage across on auxiliary winding v aux also decreases since auxiliary winding is coupled to primary winding. once the v aux voltage resonates and falls to negative, v det voltage is clamped by the det pin (refer to figure 39 ) and FL7921R is forced to flow out a current i det . FL7921R reflects and compares this i det current. if this source current rises to a threshold current, pwm gate signal is sent out after a fixed delay (200 ns typical). t o ff - min 2 . 2 5 m s 3 7 s 1 . 1 5 v ( v g ) 2 . 1 v ( v n ) 8 s i dd-op i dd-pwm-off i dd-st v dd v dd-off v dd-on v dd-pwm-off i dd v dd-on v dd-pwm-off v dd-off gate i dd-pwm-off i dd-st i dd-op www.fairchildsemi.com ? 201 5 fairchild semiconductor corporation FL7921R ? rev. 1.1 19 f l7 921 r 2 integrated critical - mode pfc and quasi - resonant current - mode pwm controller figure 39. valley detection figure 40. measured waveform of valley detection high / low line over-power compensation (det pin) generally, when the power switch turns off, there is a delay from gate signal falling edge to power switch off. this delay is produced by an internal propagation delay of the controller and the turn-off delay of pwm switch due to gate resistor and gate-source capacitor c iss of pwm switch. at different ac input voltage, this delay produces different maximum output power under the same pwm current limit level. higher input voltage generates higher maximum output power since applied voltage on primary winding is higher and causes a higher rising slope inductor current. it results in a higher peak inductor current at the same delay. furthermore, under the same output wattage, the peak switching current at high line is lower than that at low line. therefore, to make the maximum output power close at different input voltages, the controller needs to regulate v limit voltage of the cspwm pin to control the pwm switch current. referring to figure 41 , during t on period of the pwm switch, the input voltage is applied to primary winding and the voltage across on auxiliary winding v aux is proportional to the primary winding voltage. as the input voltage increases, the reflected voltage on the auxiliary winding v aux becomes higher as well. FL7921R also clamps the det pin voltage and flows out a current i det . since the current i det is in accordance with v aux voltage, FL7921R can depend on this current i det during t on period to regulate the current-limit level of the pwm switch to perform high / low line over-power compensation. as the input voltage increases, the reflected voltage on the auxiliary winding v aux becomes higher as well as the current i det and the controller regulates the v limit to a lower level. the r det resistor is connected from the auxiliary winding to the det pin. engineers can adjust this r det resistor to get proper v limit voltage to fit power system needs. the characteristic curve of i det current vs. v limit voltage on cspwm pin is shown in figure 42 . ( 1 ) where v in is input voltage; n a is turn number of auxiliary winding; and n p is turn number of primary winding. figure 41. relationship between v aux and v in figure 42. i det vs. v limit characteristic curve leading-edge blanking (leb) when the pfc or pwm switches are turned on, a voltage spike is induced on the current-sense resistor due to the reciprocal effect by reverse-recovery energy of the output diode and c oss of power mosfet. to prevent this spike, a leading-edge blanking time is built-in to FL7921R and a small rc filter is recommended between the cspwm pin and gnd (e.g. 100 , 470 pf). v det opwm v aux 0.3v i det auxiliary winding det fl7921 + v aux - + v det - 10 r a r det ? ? det in a p det i v n n r ?? ?? ?? 0v 0v t off t on v aux = -[v in *(n a /n p )] det pin voltage is clamped during t on-time period v aux v det opwm 0 100 200 300 400 300 400 500 600 700 800 900 i det ( a) v limit (mv) t off start to detect valley i det flow out from det pin delay time and then trigger gate signal valley switching 0v 0v www.fairchildsemi.com ? 2015 fairchild semiconductor corporation FL7921R ? rev. 1.1 20 f l7921r integrated critical mode pfc and quasi - resonant flyback pwm lighting controller protection for pwm stage vdd pin over-voltage protection (ovp) vdd over-voltage protection is used to prevent device damage once vdd voltage is higher than device stress rating voltage. in case of vdd ovp, the controller enters auto recovery mode. adjustable over-temperature protection and external fault triggering (rt pin) figure 43 is a typical application circuit with an internal block of rt pin. as shown, a constant current irt flows out from the rt pin, so the voltage vrt on rt pin can be obtained as irt current multiplied by the resistor, which consists of ntc resistor and r rt resistor. if the rt pin voltage is lower than 0.8 v and lasts for a debounce time, auto recovery mode is activated. the rt pin is usually used to achieve over-temperature protection with a ntc resistor and provide external fault triggering for additional protection. engineers can use an external triggering circuit (e.g. transistor) to pull the rt pin low and activate controller auto recovery mode. generally, the external fault triggering needs to activate rapidly since it is usually used to protect power system from abnormal conditions. therefore, the protection debounce time of the rt pin is set to around 110 s on ce rt pin voltage is lower than 0.5 v. for over-temperature protection, because the temperature does not change immediately; the rt pin voltage is reduced slowly as well. the debounce time for adjustable otp does not need a fast reaction. to prevent improper fault triggering on the rt pin due to exacting test condition (e.g. lightning test); when the rt pin triggering voltage is higher than 0.5 v, the protection debounce time is set to around 10 ms. to avoid improper triggering on the rt pin, add a small value capacitor (e.g. 1000 pf) paralleled with ntc and ra resistor. figure 43. adjustable over-temperature protection output over-voltage protection (det pin) referring to figure 44 , during the discharge time of pwm transformer inductor; the voltage across on auxiliary winding is reflected from secondary winding and, therefore, the flat voltage on the det pin is proportional to the output voltage. FL7921R can sample this flat voltage level after a t off blanking time to perform output over-voltage protection. this t off blanking time is used to ignore the voltage ringing from leakage inductance of pwm transformer. the sampling flat voltage level is compared with internal threshold voltage 2.5 v and, once the protection is activated, FL7921R enters auto recovery mode. the controller can protect rapidly through this kind of cycle- by -cycle sampling method in the case of output over voltage. the protection voltage level can be determined by the ratio of external resistor divider ra and rdet. the flat voltage on det pin can be expressed by the following equation: ( 2 ) figure 44. operation waveform of output over-voltage detection auto recovery 0.8v rt i rt =100a fl7921 adjustable over-temperature protection & external fault triggering ntc r rt 12 0.5v debounce time 110s 10ms ? ? a det a s o det a r v n n v rr ? ? ? ? v det pwm gate v aux 0.3v t off blanking sampling here t t t a det a s a o r r r n n v ? ? ? p a o n n v pfc ? _ s a o n n v ? www.fairchildsemi.com ? 2015 fairchild semiconductor corporation FL7921R ? rev. 1.1 21 f l7921r integrated critical mode pfc and quasi - resonant flyback pwm lighting controller open-loop, short-circuit, and overload protection (fb pin) referring to figure 45 , outside of FL7921R, the fb pin is connected to the collector of transistor of an opto- coupler. inside of FL7921R, the fb pin is connected to an internal voltage bias through a resistor of around 5 k : . figure 45. fb pin open-loop, short circuit, and overload protection as the output loading is increased, the output voltage is decreased and the sink current of transistor of opto- coupler on primary side is reduced so the fb pin voltage is increased by internal voltage bias. in the case of an open -loop, output short-circuit, or overload condition; this sink current is further reduced and the fb pin voltage is pulled to high level by internal bias voltage. when the fb pin voltage is higher than 4.2 v for 50 ms the fb pin protection is activated . under-voltage lockout (uvlo, vdd pin) referring to figure 36 and figure 37 , the turn-on and turn-off v dd threshold voltages of FL7921R are fixed at 18 v and 10 v, respectively. during startup, the hold-up capacitor (v dd cap.) is charged by the hv startup current until v dd voltage reaches the turn-on voltage. before the output voltage rises to rated voltage and delivers energy to the v dd capacitor from auxiliary winding, this hold-up capacitor has to sustain the v dd voltage energy for operation. when v dd voltage reaches turn-on voltage, FL7921R starts all switching operation if no protection is triggered before v dd voltage drops to turn-off voltage v dd -pwm-off . fb v o open-loop short-circuit / overload pin #1 front view top view ? ? see detail a seating plane c gage plane [ ? detail a scale: 2:1 b a 6.00 8.89 4.00 3.80 10.00 9.80 (0.30) 1.27 0.25 0.05 1.75 max 0.25 0.19 0.36 0.50 0.25 r0.10 r0.10 0.90 0.50 (1.04) 0.25 c b a 0.10 c notes: a) this package conforms to jedec ms-012, variation ac, issue c. b) all dimensions are in millimeters. c) dimensions are exclusive of burrs, mold flash and tie bar protrusions d) conforms to asme y14.5m-2009 e) landpattern standard: soic127p600x175-16am f) drawing file name: m16arev13. land pattern recommendation 1 16 8 9 0.51 0.31 1.50 1.25 3.85 7.35 1.27 0.65 1.75 8.89 www. onsemi.com 1 on semiconductor and are trademarks of semiconductor components industries, llc dba on semiconductor or its subsidiaries i n the united states and/or other countries. on semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property . a listing of on semiconductor?s product/patent coverage may be accessed at www.onsemi.com/site/pdf/patent ? marking.pdf . on semiconductor reserves the right to make changes without further notice to any products herein. on semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does o n semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including wi thout limitation special, consequential or incidental damages. buyer is responsible for its products and applications using on semiconductor products, including compliance with all laws, reg ulations and safety requirements or standards, regardless of any support or applications information provided by on semiconductor. ?typical? parameters which may be provided in on semiconductor data sheets and/or specifications can and do vary in dif ferent applications and actual performance may vary over time. all operating parameters, including ?typic als? must be validated for each customer application by customer?s technical experts. on semiconductor does not convey any license under its patent rights nor the right s of others. on semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any fda class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. should buyer purchase or use on semicondu ctor products for any such unintended or unauthorized application, buyer shall indemnify and hold on semiconductor and its officers, employees, subsidiaries, affiliates, and distrib utors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that on semiconductor was negligent regarding the design or manufacture of the part. on semiconductor is an equal opportunity/affirmative action employer. this literature is subject to all applicable copyright laws and is not for resale in any manner. publication ordering information n. american technical support : 800 ? 282 ? 9855 toll free usa/canada europe, middle east and africa technical support: phone: 421 33 790 2910 japan customer focus center phone: 81 ? 3 ? 5817 ? 1050 www.onsemi.com literature fulfillment : literature distribution center for on semiconductor 19521 e. 32nd pkwy, aurora, colorado 80011 usa phone : 303 ? 675 ? 2175 or 800 ? 344 ? 3860 toll free usa/canada fax : 303 ? 675 ? 2176 or 800 ? 344 ? 3867 toll free usa/canada email : orderlit@onsemi.com on semiconductor website : www.onsemi.com order literature : http://www.onsemi.com/orderlit for additional information, please contact your local sales representative ? semiconductor components industries, llc |
Price & Availability of FL7921R
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |